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Summary
As core counts in processors increases, it becomes harder to schedule and distribute
work in a timely and scalable manner. This article enhances the scalability of par-
allel loop schedulers by specializing schedulers for fine-grain loops. We propose a
low-overhead work distribution mechanism for a static scheduler that uses no atomic
operations. We integrate our static scheduler with the Intel OpenMP and Cilkplus par-
allel task schedulers to build hybrid schedulers. Compiler support enables efficient
reductions for Cilk, without changing the programming interface of Cilk reducers.
Detailed, quantitative measurements demonstrate that our techniques achieve scal-
able performance on a 48-core machine and the scheduling overhead is 43% lower than
Intel OpenMP and 12.1× lower than Cilk. We demonstrate consistent performance
improvements on a range of HPC and data analytics codes. Performance gains are
more important as loops become finer-grain and thread counts increase. We observe
consistently 16%–30% speedup on 48 threads, with a peak of 2.8× speedup.
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1 INTRODUCTION
While Moore’s Law remains active, every new processor generation has an increasing number of CPU cores. Highly parallel processors such as Intel’s
Xeon Phi Knights Landing1 provide a high number of less powerful but energy-efficient cores. Moreover, scale-up shared memory machines such
as the SGI UV line serve tightly synchronized workloads. Scheduling and distributing work load on large scale shared-memory machines becomes
increasingly important in order to make efficient use of the hardware.
Scheduling and work distribution induce a run-time overhead, called burden,2 that includes the time taken to make scheduling decisions, send
the work to other processors and synchronize on the completion status. The scheduler burden has not been widely documented or studied. Creating
tasks in Cilk has about 3.63× overhead compared with a normal function call.3 However, this does not yet involve distributing the task to other
processors.
To illustrate the problem, Figure 1 shows the duration of fine-grain parallel loops that occur in the Ligra4 framework when calculating
betweenness-centrality. These fine-grain loops perform operations such as reductions, filtering, and packing of array elements. The loops already
execute on 48 threads (see Section 5 for details on the platform) using the Intel Cilkplus runtime.5 The dynamic range of loop duration is very high,
ranging from submicrosecond to tens of milliseconds. This relates to the loop iteration count as well as the amount of work performed per iteration.
The vertical axis (Figure 1) shows the speedup obtained by reducing the scheduler burden using the techniques presented in this article, which can
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result in as much as a 16-fold speedup. We will demonstrate that other schedulers, such as OpenMP, are also significantly impacted by their burden.
An immediate consequence of the burden is that some parallel code is too fine-grain to make parallel execution worthwhile. What “too fine-grain”
means depends strongly on the hardware, the scheduling algorithm and its implementation. This burden, growing with the degree of parallelism,
can affect the scalability of schedulers.
This article demonstrates that fine-grain, micro-second-scale parallel loops already stress the burden of state-of-the-art parallel schedulers.
Micro-scale events have evaded performance optimization for decades, as they are too coarse-grain to overlap with instruction-level parallelism in
processors, and too fine-grain to handle with operating system support.6 However, technological advances have made micro-second-scale events
common-place today. As such, it is important to tune the software stack to meet these latencies, else technological advances will be overshadowed
by software overhead. This article, specifically, investigates the burden of parallel loop schedulers.
In a bid to reduce the burden, a significant body of research has investigated how to reduce the computational complexity of scheduling
algorithms. Near-optimal execution times can be obtained with greedy scheduling techniques,7 which execute work in the order it arrives. Alter-
natively, static schedulers apply an easy-to-calculate work distribution,8-10 which allows for optimizing the execution order with minimal run-time
decision-making. The burden, however, is composed of both decision-making and synchronization delay.
Specialized hardware can reduce the decision-making overhead and synchronization delay.11,12 Hard-coding a scheduler in hardware,
however, removes the option of tuning schedulers to application properties. Hardware-based message queues use dedicated on-chip net-
works to circumvent the cache coherence protocol.8,13 However, the benefits of this are modest: The intrasocket ping-pong delay between
two threads using the cache coherence protocol on a modern processor is around 60 ns (measured on a 2.6 GHz Intel Xeon E7-4860
v2). Dedicated networks can reduce this delay but the potential benefit is only a fraction of the burden of state-of-the-art software
schedulers.
We argue that significant advances can be made to reduce scheduler burden. We pursue this goal by recognizing that fine-grain loops require
distinct scheduling policies than coarse-grain loops. These fine-grain schedulers complement the existing coarse-grain schedulers, similar to how
schedulers for load-balanced loops complement those for imbalanced loops.10
This article makes the following contributions:
• We identify the problem that application performance is hindered by scheduler burden on modern multicores.
• A NUMA-aware algorithm for work distribution of fine-grain parallel loops and its implementation in the OpenMP and Cilk
schedulers.
• A hybrid scheduler that dynamically switches between the baseline dynamic scheduler and the fine-grain scheduler. The hybrid sched-
uler allows the expression of complex nested parallelism in a NUMA-aware manner by splitting off groups of closely collaborating
threads.
• Compilation algorithms that enhance the efficiency of fine-grain parallel loops with Cilk reductions.14
• Detailed experimental evaluation of the extended OpenMP and Cilk runtimes on programs exhibiting fine-grain parallel loops. The programs are
drawn from traditional HPC and modern application domains such as map-reduce workloads and graph analytics (Section 5).
A preliminary version of this work was reported to the sponsor in a project deliverable,15 and on a poster.16
The rest of this article is organized as follows. Section 2 presents our loop-oriented programming model. Section 3 presents our low-overhead
work distribution technique and its integration in runtime systems. Section 4 discusses support for generalized, noncommutative reductions.
Section 5 presents an evaluation of the proposed techniques and a measurement of the scheduler burden of state-of-the-art schedulers. Section 6
discusses related work.
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2 PROGRAMMING MODEL
This section describes the programming abstractions used in OpenMP and Cilk to express parallel loops and reductions, and presents extensions to
identify fine-grain loops.
2.1 The OpenMP language
The OpenMP language10 provides a directive-based approach to parallel programming. We focus on parallel loops with reductions. Many
OpenMP features compose trivially with the ideas presented in this work (e.g., first-/lastprivate, nowait), while others are left for future work
(e.g., teams).
Figure 2 shows an OpenMP program that accumulates the values of an array using a parallel loop and reduction variable r. The pre-
processor directive parallel for (on line 3) signifies that the following loop is a parallel for-loop. The clause reduction(+:r) indi-
cates that the variable r is used in a summation, and enables the compiler to create thread-private variables that accumulate per-thread
partial sums and to aggregate the partial sums at the end of the loop. The OpenMP standard allows implementations to select suitable
runtime mechanisms. GCC 4.9 aggregates the partial sums sequentially after the parallel loop, while Intel OpenMP uses a runtime heuris-
tic to select between atomic additions and pairwise additions incorporated in a barrier-like construct during the parallel loop. Incorporat-
ing reductions in the barrier is more efficient at high thread counts, but we will demonstrate that there is scope for optimization of this
construct.
Theschedule clause indicates how the loop should be scheduled. Astatic schedule assigns each thread a predetermined block of iterations,
whereas a dynamic schedule dynamically assigns blocks of loop iterations to threads.
2.2 The Cilk language
Cilk is a C/C++ language extension that adds support for parallel execution. The spawn keyword before a function call indicates that the spawned
function may execute in parallel with the continuation of the calling function. The parallel execution extends to the next sync statement in the calling
function or to the end of the function, whichever occurs first.
Parallel loops are indicated with the cilk_for keyword when it is used in place of the for keyword. Parallel loops are implemented on top of the
spawn/sync constructs through a recursive decomposition of the loop iteration range. This allows dynamic load balancing but also incurs a higher
burden than, for example, OpenMP static scheduling, due to work stealing.
Cilk supports generalized, noncommutative reductions through reducers, a type of hyperobject.14 A reducer is defined by a triple (type, associative
operator, identity). Reducers may have multiple views associated to them throughout the execution of a program. A view is an object of the reduction
type that is accessible to at most one thread at a time. Each thread collects its views in a hypermap, which maps original addresses of reducers to the
thread’s view. Before accessing a reducer, the client program looks up the current view in the hypermap. If nonexistent, a new view is created. The
runtime reduces views as necessary upon completion of spawned functions and sync statements. It does so by reducing whole hypermaps at a time.
Figure 3 shows a Cilk program that accumulates the values in an array using a reducer r. The operation *r is a short-hand to lookup the current
thread’s view for r and serves the relevant view for the calling thread.
F I G U R E 2 An OpenMP loop with a reduction
F I G U R E 3 A Cilk loop with a reducer
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2.3 Language extensions
We introduce a simple language extension that programmers can use to identify fine-grain loops, and allows the compiler and runtime system to
tune their operation to these types of loops. In OpenMP, we introduce a new scheduler specificationschedule(finegrain), which instructs the
compiler and runtime to use a specific scheduling algorithm for this loop. This mechanism works well for OpenMP as it already supports multiple
scheduler types.
In Cilk, we introduce a new pragma “#pragma cilk finegrain” that can be added immediately before cilk_for loops:
1 #pragma cilk finegrain
2 cilk _for(int i = 0; i < n; i++)
3 ∗ r += a[ i ];
The fine-grain annotations state that the loop is a fine-grain parallel loop and should be scheduled using a specialized low-overhead scheduler. In
this work, the burden is reduced by simplifying the scheduling algorithm and by using highly efficient synchronization operations. Other techniques
to reduce the burden may be used as well without diminishing the contributions of this work. We assume that no nested parallelism exists in the
fine-grain loop. This is reasonable as otherwise the loop would likely not be fine-grain. We demonstrate in this article that the fine-grain scheduler
retains the functionality of OpenMP reductions and of Cilk hyperobjects.
3 SCHEDULING FINE-GRAIN PARALLEL LOOPS
We consider scheduling of parallel loops without cross-iteration dependencies, except for the presence of reduction operations. The Intel and GNU
OpenMP runtime schedule such loops statically by following four steps. These steps are initiated by the thread that encounters the parallel loop,
which we call the master thread:10
1. Scheduling: The master thread divides the loop iteration range in equal chunks, one for each of the threads that will contribute to the execution
of the loop.
2. Work distribution: The master thread sends work descriptions to the workers. These include the task (typically identified by a function pointer)
and the portion of the loop iteration range assigned to the worker.
3. Parallel execution: Worker threads initialize local copies of reduction variables and start executing their work as soon as they have obtained it.
The master typically also executes part of the work.
4. Synchronizing on completion: The master thread typically needs to wait for the workers to complete. Partial results for reduction variables are
reduced into the actual reduction variable.
This template assumes that the loop iteration range is known when the loop is encountered and that there are is no unexpected control flow
leaving the loop.
The synchronization in steps 2 and 4 is typically implemented using barriers. Barriers involve a join and a release phase (Figure 4(A)) that respec-
tively records the arrival of threads, and signals threads to enter the next phase of computation. Step 2 is known as a fork barrier. Step 4 is a join barrier.
Typically, at least two barriers are executed per parallel loop (Figure 4(B)). This is also the case in the GNU and Intel OpenMP runtimes. Additional
synchronization may be required, for example, to support dynamic teams, a grouping of worker threads that will be involved in executing the cur-
rent parallel region.10 Moreover, the Intel OpenMP runtime implements reductions on top of a barrier-like construct, which effectively introduces
an additional barrier.
3.1 Half-barrier pattern
Barriers involve redundant synchronization when synchronizing parallel loops. We build on the assumption that the worker threads are associated
to a specific master thread. The master encounters a parallel code region and shares the work with the workers. Under this assumption, which is
true in runtime system such as GNU and Intel OpenMP, the following observations can be made:
Observation #1: The worker threads are available at the start of a parallel region. If the master is not executing inside a parallel region, then
the workers must be idle. As such, it is not necessary for the master to ensure that the workers have arrived at the fork barrier, they have no other
task than to wait at that point.
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F I G U R E 4 Schematic structure of threads

















































Observation #2: The worker threads are independent of one another. As we focus on loops where tasks are independent and
synchronization-free units of work, there is no dependence between workers executing distinct tasks. Combining Observations 1 and 2, we conclude
that it is unnecessary to execute the join part of the fork barrier.
Observation #3: When worker threads leave the parallel region, they are independent of the activities of the master thread during the par-
allel region. There is no data or control dependency that needs to be enforced between the master’s computation during the parallel region and the
workers past the parallel region. As such, the release phase of the join barrier is a redundant synchronization step.
Figure 4(C) illustrates the observations schematically. Compared with Figure 4(B), redundant synchronization is removed as the master thread
signals workers that new work has arrived without waiting for acknowledgement of the workers. Similarly, once workers have confirmed the com-
pletion of their work, there is strictly no need for the master to acknowledge receipt of the message to the workers. This way, the work distribution
and synchronization overhead is reduced to one instead of two barriers.
3.2 NUMA-optimized half-barrier
The performance of barriers is dependent on the read and write patterns to shared memory locations used by the barrier. Scalable algorithms ensure
that each shared variable is read by at most one thread and written by at most one thread.17 The most efficient barrier styles are the dissemination
barrier18,19 and the tree barrier.17,19,20
Tree barriers are the most efficient on architectures with broadcast capability in the cache coherence protocol, for example, those using
snooping protocols.20 As our experimental platform uses a snooping bus, we focus on tree barriers.
Tree barriers organize mini-tournaments between pairs of threads. The nodes of the tree implement centralized barriers for two threads.
Threads perform the join phase of the centralized barriers in each node on the path from their leaf node to the root during the join phase. They tra-
verse the tree from the root down to their leaf during the release phase.17,19 The tree barrier has a critical message path of ⌈log2P⌉, which is similar
to the dissemination barrier. However, during each round at most two messages are sent per thread. This makes it more bandwidth-efficient, which
is important for bus-based architectures.
We have optimized the half-barrier for best performance on our experimental machine, which is a four-socket multicore (see Section 5 for
details). We experimented with combinations of the centralized and tree barriers. The best performing configuration uses a tree barrier with distinct
branching factors (Figure 5). At the top-most level, the branching factor equals the number of sockets. Each subtree below this level is bound to a
specific socket and has a branching factor of 2. We found no benefit from using different branching factors in the join and reduce phases as previously
suggested.20
3.3 Supporting nested parallel loops
We design a mechanism for nested parallelism specifically to support NUMA-aware applications, such as the graph analytics code we evaluate. It is
not necessary to support nested parallelism in the general case. For a fine-grain loop nested inside an outer parallel loop, the outer loop will contain
sufficient work (at least a sequential execution of the fine-grain loop) to merit parallelization. As such, sequential execution of fine-grain loops in the
presence of outer-loop parallelism is, for most applications, efficient.
Our design can be extended to nested parallelism for NUMA systems with minor modifications. The purpose of this is to enable NUMA-aware
workload distribution. In order to retain efficiency, however, we apply some restrictions on the flexibility of nested parallelism. We design for two lev-
els of parallelism. The same principles can be applied for multiple nesting levels; however, two levels is sufficient for most loop-parallel applications.
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F I G U R E 5 NUMA-aware tree barrier.
Each leaf node is associated to a thread,
numbered 0–15 in this example. Internal
nodes of the tree represent point-to-point
synchronization actions between the threads
listed in the node’s children
We structure the applications following the tree barrier (Figure 5). We assume that the outer parallel loop creates one thread per NUMA domain.
These threads will act as the master on their respective NUMA domain. When such a thread initiates the inner parallel loop, it is executed by the
threads associated to the same NUMA domain. This allows us to reuse the tree barrier for synchronization: the outer parallel loop uses only the
intersocket part of the tree, while the inner loop synchronizes on the intrasocket part.
3.4 Workload imbalance
Some loops have workload imbalance, that is, some iterations take more time to complete than others. Loops with workload imbalance cause issues
for parallelization as threads assigned less work sit idle while others complete. A commonly applicable resolution to this solution is to schedule the
loop dynamically. However, this is not efficient for fine-grain loops. Alternatively, it may be possible to leverage statically known information. For
instance, when it is known that some loop iterations require more computation than others, chunks can be chosen such that the work packed in each
chunk is balanced. Such an issue occurs when dealing with longer rows in a triangular matrix. In this case, chunk sizes can be chosen at compile time
such that the total number of elements per chunk is balanced, as opposed to balancing the number of rows per chunk. Similar issues occur also in
graph processing, where partitioning techniques are essential to achieve load balance regardless of scheduling policy.21
3.5 Integration with Cilk scheduler
We extend the Cilk work stealing algorithm such that applications can utilize both static scheduling for fine-grain loops and dynamic scheduling for
coarse-grain or nested loops. Normally, an idle Cilk worker thread executes the random work stealing algorithm, whereby a worker randomly selects
a victim worker and attempts to steal inactive work items from its work queue. The work steal attempt is successful when the victim’s queue is not
empty. Execution of the stolen stack frame is resumed and, when the worker returns to being idle, the process is repeated.
Scheduling of fine-grain loops is distinct from this process. When a worker initiates a fine-grain loop, it first checks if it needs to be executed in
parallel or sequential. Hereto, it checks if the fine-grain loop is initiated from a full frame with outstanding parallelism, or not. If the full frame has
outstanding parallelism (i.e., there exist sibling tasks), then the fine-grain loop is nested inside other loops and will be executed sequentially. Other-
wise, it will be executed in parallel. In the case of sequential execution of the fine-grain loop, the scheduler executes the fine-grain loop sequentially.
Note that a parallel loop is encoded in Cilk using a function pointer, start and end values for the loop iteration range and an opaque pointer to hold
application-specific state. Executing the loop sequentially thus consists of calling this function once on the complete iteration range.
In the case of parallel execution of the fine-grain loop, the scheduler sets up control variables, including a task descriptor containing the loop’s
function pointer, per-thread iteration range and pointer to application-specific state. It then proceeds with executing its own portion of the fine-grain
loop. For the other workers to join execution of the fine-grain loop, they need to become aware that a fine-grain loop is to be executed. Hence, when
doing random work stealing, the workers will check the control state of the fine-grain scheduler and switch over to contribute to executing the
fine-grain loop. When the fine-grain loop is complete, they return to the work stealing policy of the Cilk scheduler.
Figure 6 shows the work stealing loop, where the Cilk work stealing protocol is executed repeatedly by the function check_for_work. This
loop moreover controls whether workers should sleep in case the degree of parallelism is low (SCHEDULE_WAIT case), or whether they should
exit in case the runtime shuts down (SCHEDULE_EXIT case). The calls to fg_slave_protocolare inserted to alternate a cycle of the random
work stealing algorithm with listening on the worker’s flag variable in the tree barrier. Eventually, one of these actions will succeed and the worker
continues either the fine-grain or baseline scheduling protocol. This incurs a minor overhead on either scheduler type as additional instructions are
executed only when the worker is idle.
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F I G U R E 6 Hybrid scheduling
algorithm for Intel Cilkplus. The function
fg_slave_protocol polls the worker’s
flag in the tree barrier and returns
immediately in the absence of work
The placement of the calls to the fine-grain scheduler are motivated by the assumptions we make on the code structure. As fine-grain loops
should be top-level loop constructs, we expect not much other parallel activity and workers may often find themselves in a suspended state. Hence,
the master in the fine-grain scheduler will wake up all workers after setting up the control variables that describe the fine-grain loop. When work-
ers wake up, they will execute a cycle of the fine-grain scheduler that contributes to the execution of the fine-grain loop. Workers may also remain
active (state SCHEDULE_RUN) outside of fine-grain parallel loops. This state is determined by the Cilk scheduler based on the success of ran-
dom work stealing. Hence, we also cycle the fine-grain scheduler upon a failed work stealing attempt. Note that the latter call to the fine-grain
scheduler is not necessary for correctness reasons, nor for deadlock avoidance. However, performing the check while in the SCHEDULE_RUN
state results in more efficient execution compared with cycling the work stealing algorithm until the worker drops down to the SCHEDULE_
WAIT state.
4 REDUCTIONS
Up till now we have considered loops without reductions. The half-barrier can be leveraged also to optimize reductions. In the case of Cilk, we can
optimize further by simplifying the dynamic nature of reducers to a statically defined, and more efficient, pattern.
4.1 Efficient barrier-based reductions
As described above, a statically scheduled OpenMP loop is typically implemented using a fork barrier to initiate processing of the loop and a join
barrier to complete the loop (Figure 4(B)). When the loop has reduction variables, the Intel OpenMP runtime executes an additional tree bar-
rier to aggregate per-thread results. The technique is simple: as each thread completes, it seeks to synchronize with other threads following a
tree structure as in Figure 5. At each step of the join phase of a tree barrier, the per-thread values of a reduction variable are reduced when the
threads synchronize. The resulting value is carried to the next synchronization step until the root of the tree is reached, when only the final value
remains.
Our runtime optimizes performance further by merging the reduction operation in the final half-barrier that joins all threads. As such, a parallel
loop requires two half-barriers only, whereas the Intel OpenMP runtime performs two full barriers per parallel loop, or three when the loop has
reductions. We will demonstrate that such a small difference matters at scale.
4.2 Efficient Cilk reducers
We aim to execute Cilk reducers equally efficient as the reduction variables in OpenMP without compromising the program-
ming interface. To understand how this works, we need to delve deeper into the semantics of reducers and how reducers are
implemented.
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4.2.1 Semantics of reducers
Cilk supports reductions through a type of hyperobject14 called reducers. Each thread has a local view of the reducer which is either created or passed
on by the parent thread at cilk_spawn. The semantics of Cilk reducers do not require them to be commutative; they only need to be associative
as Cilk ensures that the left-right swap of arguments never occurs during execution. As such, for an operation a⊕ b, if a is evaluated after b, Cilk
would first reduce b into a temporary variable I (which is initialized with the identity value of the reduction) by calculating I⊕ b, and after a has been
computed, it will calculate a⊕ (I⊕ b) which is identical to a⊕ b.
4.2.2 Application binary interface
The Cilk compiler replaces Cilk keywords with Application Binary Interface (ABI) calls.22 Figure 7 shows equivalent C++ code for Figure 3 rather
than assembly code to ease the exposition. The accumulate_data structure is a capture for the free variables in the loop body. The accumu-
late_helper function sequentially executes a subrange of the loop as given by its arguments. An ABI call to__cilkrts_hyper_lookup is used
to retrieve the current view for the reducer. Note that this call is made from within the cilk::reducer class and is not inserted by the compiler.
The compiler however hoists this call out of the loop for performance reasons.22 Finally, the loop is replaced by the __cilkrts_cilk_for_32
ABI call that enables parallel execution of the loop. It recursively decomposes the loop iteration range and executes the helper function on short
iteration ranges.
4.2.3 Reducers in the fine-grain scheduler
Fine-grain parallel loops require two changes in the compilation process (Figure 8): (i) a new ABI function __cilkrts_cilk_for_static_32
is called; (ii) some preparatory work is performed to optimize the lookup of reducers, and the __cilkrts_hyper_lookup calls is replaced by a
version tuned to the parallel pattern.
To avoid dynamic memory management overhead, the fine-grain parallel loop ABI method preallocates the views, allocating one array of views
for each reducer used in a parallel loop (Figure 9). The views are aligned to cache-line boundaries to avoid cache line sharing between processors,
which may lead to ping-pongs in the coherence protocol. Each thread initializes its own views prior to executing the loop body.
All arrays of views are stored in a hyperarray to facilitate lookup of views. Client code looks up a view through a new ABI call,
__cilkrts_hyper_array_lookup, that takes as argument a hyperarray (an array of pointers to reducers) and the index of the requested reducer
in the hyperarray. The index is assigned by the compiler. Figure 8 shows the construction of the hyperarray (line 14) and the lookup of views (line 7).
As in the OpenMP case, views are reduced and destroyed as part of pairwise thread synchronization in the join phase of the tree barrier. By
pro-actively creating instances of the reduction variable for each thread, we perform exactly P−1 reduction operations for P threads. In contrast,
Cilk performs as many reductions as successful work steal events,23 which may be significantly higher than P. In the case of coarse-grain and poten-
tially imbalanced loops, dynamic management of reducers results in economy. In the case of static scheduling, however, a regularly structured design
is more efficient.
This technique applies to Cilk’s noncommutative reducers provided that every thread is assigned a contiguous range of loop iterations.
The correctness of noncommutative reductions is ensured as the master thread assigns iterations to threads in such a way that at every
F I G U R E 7 Code transformed by Cilk compiler
ARIF AND VANDIERENDONCK 9 of 17
F I G U R E 8 Equivalent code of the accumulation loop with
fine-grain pragma
F I G U R E 9 The hyperarray lays out views in consecutive,
cache-aligned memory locations. It is indexed using the reducer’s
numeric ID within the loop and the thread ID
reducer ID  
hyperarray 
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reduction step, which corresponds to an internal node of the tree barrier, the data produced by the left child results from lesser loop iter-
ations than the data produced by the right child. This constraint needs to be applied recursively while walking up the tree during the
join phase.
4.2.4 Restrictions to fine-grain Cilk loops
It is required that the compiler can list all hyperobjects accessed within a fine-grain loop. This requires that:
• The compiler can inspect all code executed in the loop body. A sufficient solution is that all functions called from the loop body can be
disambiguated at compile-time (they are not called through function pointers), and are part of the current compilation unit.
• Reducers may not be created or destroyed during loop execution.
• Addresses of hyperobjects are loop-constant. This implies that the hyper-lookup calls can be hoisted out of the loop.22
• All (pointers to) hyperobjects referenced in the loop concern distinct hyperobjects. In practice, most loops have only one reducer.
These constraints are tested at compile-time.
5 EXPERIMENTAL EVALUATION
We evaluate our schedulers on a four-socket 2.6 GHz Intel Xeon E7-4860 v2 machine with 12 physical cores per socket (plus hyperthreading) and
30 MB L3 cache per socket. We pin threads to cores so that only one thread per core is used. The operating system is CentOS 7.0. We use the
Intel C/C++ compiler v. 14.0.0 for OpenMP programs and implemented compiler support for the Cilk runtime in clang version 3.4.1. Note that our
evaluation system is not very large, but already shows the impact of scheduling burden.
We report results averaged over 15 program runs and calculate speedup against the sequential version of the benchmark with no parallel con-
structs. This method correctly penalizes parallel runtimes for any overhead they may induce. Moreover, we exclude the runtime startup time in all
speedup results.
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5.1 Scheduling burden
We use a micro-benchmark (uforall) to measure loop scheduling overhead. By varying the amount of work in the parallel loop, we can emulate loops
of different granularities. Figure 10 shows the speedup obtained for varying granularity (sequential execution time) of the loop for the OpenMP-
and Cilk-based runtimes. Speedup is one for extremely short loops and grows gradually with increasing loop granularity until it reaches maximum
speedup. Note that the horizontal axis is displayed on log-scale. The curves do not extend to 48-fold speedup due to instrumentation overhead.
The micro-benchmark results visualize the burden of the scheduler. The OpenMP static scheduler has smaller burden than OpenMP dynamic
scheduler, which in turn has smaller burden than the Cilk scheduler. Note that these are properties of the implementation and may vary between
implementations of OpenMP.




where T is the sequential execution time, d is the work distribution time, and S is the resulting speedup. We perform a least-squares fit between the
experimental data and the model to estimate d. The burden is several micro-seconds (Table 1). The dynamic schedulers have a significantly higher
burden than the static ones. In particular, Cilk has a high burden as it is designed for coarse-grain fork/join parallelism with potential load imbalance.
It implements parallel loops on top of this construct, leading to measurable overhead.
Our fine-grain scheduler has a burden that is 43% lower than OpenMP and 12.1× lower than Cilk. Moreover, using a half barrier in the fine-grain
scheduler reduces the scheduling delay by about half compared with a full barrier.
We furthermore calculate the work required to achieve 5% and 95% of peak speedup for each of the schedulers, and to achieve 24-fold speedup
(Table 1). The static schedulers require a sequential loop duration of about 1.5 μs to start observing minimal speedup, and of 80–90 μs to achieve
near-maximum speedup. The dynamic schedulers require a sequential loop duration of around about 16 μs to observe any speedup and reach
near-maximal speedup for loops longer than 200μs. As such, static schedulers benefit loops up to 200μs long. For example, a loop taking 80μs would
see a twofold acceleration when scheduled by a static scheduler (where it achieves near-maximum speedup) compared with Cilk (where it achieves
F I G U R E 10 Speedup of uforall
micro-benchmark for the OpenMP (left)
Cilk (right) runtimes
TA B L E 1 Characterizing scheduler burden
d (μs) 95% peak (μs) 24× (∼50% peak) (μs) 5% peak (μs)
Fine-grain tree 5.67 81.64 21.99 1.49
Fine-grain centralized 7.55 87.13 24.42 1.57
Fine-grain tree with full-barrier 12.00 88.03 28.54 1.62
OpenMP static 8.12 84.30 24.25 1.54
OpenMP dynamic 31.94 209.38 41.54 16.35
Cilk 68.80 264.07 75.58 16.51
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24× speedup). Similarly, a sequential loop of about 25 μs observes minimal speedup on the dynamic schedulers, but would observe a 24× speedup
on a static scheduler.
5.2 Fine-grain parallelism in HPC codes
We analyze the performance of our fine-grain scheduler on three stencil codes with varying characteristics. We use the OpenMP scheduler for these
workloads. Table 2 summarizes the characteristics of these workloads. The workloads have high coverage by parallel loops. The majority of loops are
fine-grain loops with sequential execution time less than 1 ms.
5.2.1 MPDATA
The Multidimensional Positive Definite Advection Transport Algorithm (MPDATA) is a 2D stencil over an unstructured grid24 implemented using the
scalable Atlas library for numerical weather prediction.25 This code is used in production by the European Centre for Mid-range Weather Forecasting
(ECMWF), where it is applied to a 6.5 million point unstructured grid. The grid is distributed over 1440 MPI tasks with approximately 4800 grid
points per task. We model the work performed by one MPI task using a slightly coarser grid with 5568 points and 16,399 edges.
Figure 11 (left) shows the parallel speedup of MPDATA. MPDATA is typically run with an OpenMP parallelism of 4, where a 2.96× speedup is
achieved. Parallel speedup stagnates quickly, however, with increasing parallelism, especially from 12 threads onwards.
Scalability is an important issue for numerical weather prediction as these codes need to run under strong scaling conditions. Weak scaling
increases the amount of work superlinearly due to an interaction between the granularity of the grid and the time step. Figure 11 shows that the
code has already been taken to the limits of strong scalability. Under these conditions, the fine-grain scheduler increases performance by up to 22%
over the off-the-shelf Intel OpenMP runtime. The speedup increases steadily as the thread count improves.
5.2.2 LB3D
LB3D implements a lattice Boltzmann computation over a 3D structured grid (LB3D).26 Figure 12 (left) shows the parallel speedup of LB3D over
a grid of size 323. Perfect linear scaling would result in a parallel speedup of 48 for 48 threads, which is typically not achieved in real scenarios.
Compared with the Intel OpenMP runtime, our fine-grain scheduler improves overall execution time, and hence the speedup. The improvement
moreover increases with increasing thread count as scheduler burden increases with higher degrees of parallelism.
TA B L E 2 Performance characteristics of HPC codes
Parallel loops Time per loop Loops <1 ms
Method Tseq Number %Time Min Avg Max Number Total time
CloverLeaf 2D staggered, structured grid 17.29 s 111 98.87 0.95 μs 2.71 ms 46.32 ms 69 0.12 s
MPDATA 2D unstructured grid 22.0 s 36 88.64 0.72 μs 21.29 ms 753.84 ms 32 17.93 s
LB3D 3D structured grid 4.92 s 2 94.85 45.11 μs 2.34 ms 4.63 ms 1 45.11 ms
Note: Statistics are shown for sequential execution time, all parallel loops and fine-grain loops. In this table, fine-grain loops are loops taking
less than 1 ms sequential execution time.
F I G U R E 11 Analysis of MPDATA:
parallel speedup of the fine-grain and
OpenMP schedulers (left); speedup of
fine-grain scheduler over OpenMP (right)
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F I G U R E 12 Analysis of LB3D:
Speedup for a 323 grid (left); speedup of
the fine-grain scheduler over the baseline
OpenMP scheduler (right)
F I G U R E 13 Performance of
CloverLeaf: Speedup of the fine-grain
scheduler over baseline OpenMP (left),
distribution of 40 execution times at 48
threads (right)
The LB3D code has a speedup of 34.1 over sequential execution at 48 threads when using the Intel OpenMP runtime and represents good
parallel performance. The fine-grain scheduler improves the speedup further to 39.3 at 48 threads, a 16% improvement.
The techniques proposed in this work are designed specifically for fine-grain parallel loops. As such, we expect small or no benefits for larger
problem sizes. Figure 12(right) shows the speedup of the fine-grain scheduler for varying problem sizes. The 323 case shows good speedups as dis-
cussed above. The larger problem sizes see no speedup at 12 threads (there is some variation on the execution time resulting in a 0.58% slowdown for
the 1283 grid) and small but consistent speedups for 24 threads and higher. This demonstrates that (i) the fine-grain scheduler need not necessarily
loose performance for coarser-grain loops; (ii) higher thread counts expose a higher scheduler burden even for larger problem sizes.
5.2.3 CloverLeaf
CloverLeaf27 is a hydro-dynamics mini-app that solves the compressible Euler equations in 2D using an explicit, second-order method. CloverLeaf
uses a 2D structured, staggered grid of size 9602. Speedup over sequential execution comes out at 18.8 at 48 threads with the Intel OpenMP runtime.
The performance improvement of the fine-grain scheduler exceeds 4% (Figure 13, left). More importantly, it shows a growing trend with increasing
thread count. The distribution of the execution times of the baseline OpenMP and fine-grain schedulers shows that the improvement in execution
time is more important than the performance variation (Figure 13, right).
5.2.4 Discussion
We have presented three distinct stencil computations with varying complexity (2D vs. 3D, structured vs. unstructured grid, staggered grid). These
codes contains many fine-grain loops, which are repeatedly executed for each time step. Space-time decomposition schemes have been proposed to
improve memory locality28,29 and simultaneously increase the granularity of the parallel loops. These techniques are, however, very hard to apply in
real codes as they require a significant restructuring of the time step loop. Such a transformation is feasible, though complex, for a stencil with a single
loop (e.g., LB3D). In many other stencil codes, such as MPDATA and CloverLeaf, time-space decomposition becomes overly complex as staggered
grids are used and each time step contains over a dozen loops.
5.3 Reductions
We consider two map reduce benchmarks with reductions to evaluate the implementation of reductions in our Cilk and OpenMP runtimes. We
evaluate linear regression and histogram workloads from Phoenix++30 on the medium and small inputs, respectively. In all cases, the burden on the
ARIF AND VANDIERENDONCK 13 of 17
F I G U R E 14 Performance analysis of
map reduce workloads
(A) Linear regression, Cilk (B) Linear regression, OpenMP
(C) Histogram, Cilk (D) Histogram, OpenMP
TA B L E 3 Performance of graph analytics workloads and statistics on duration of fine-grain loops
Fine-grain loops Time per fine-grain loop Time Cilk Time hybrid Speedup Speedup
Number <0.1 ms Min Avg Max Total Fine-grain Total Fine-grain Total Fine-grain
BFS 73 48 1.84 μs 1.27 ms 21 ms 0.387 0.0928 0.376 0.0763 2.75% 21.6%
BC 148 33 0.77 μs 2.06 ms 27.2 ms 1.59 0.304 1.53 0.250 4.35% 21.9%
CC 118 93 0.44 μs 1.32 ms 21.6 ms 2.13 0.155 2.10 0.129 1.48% 29.6%
PR 82 17 45.9 μs 11.1 ms 19.9 ms 13.7 0.907 13.4 0.711 2.73% 27.5%
baseline Cilk and OpenMP schedulers is high, leading to a slow down of speedup as the thread count increases (Figure 14). The fine-grain scheduler
is able to maintain the speedup. This is due to a combination of reducing scheduling overhead and efficient implementation of the reduction in the
Cilk runtime. This leads to a best-case improvement of 2.8× for linear regression.
5.4 Nested parallelism
We apply the hybrid static/dynamic scheduler to Ligra,4 a graph analytics system. Ligra contains phases of coarse-grain parallelism sepa-
rated by fine-grain parallel operators such as prefix-scan and reduce over arrays of highly varying length, ranging from tens to millions of
elements. We use it to analyze the ability of the Cilk scheduler to switch efficiently between coarse-grain and fine-grain parallelism. We
moreover distribute loop iterations in a sparse manner over NUMA nodes. We use this technique to launch one thread per NUMA node,
which then acts as the master for a nested fine-grain parallel loop. Other fine-grain loops are launched from sequential code and involve
all threads.
Table 3 summarizes the execution times of four graph analytics kernels processing the Twitter graph.31 We execute each workload 200 times
and separate out the time spent in the fine-grain parallel loops and compare against an execution using the baseline Cilk runtime. The low-overhead
scheduler speeds up fine-grain loops by 21.6%–29.6%, which is a speedup similar to that of MPDATA and LB3D. A key difference with those work-
loads is, however, that the graph analytics code also contains coarse-grain loops. The fine-grain loops cover between 6.6% and 24% of the execution
time, depending on the graph analytics kernel. As such, Amdahl’s Law dictates that the whole application speedup is considerably less. Measurements
show whole application speedup of 1.5%–4.4%.
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F I G U R E 15 Cumulative
distribution of total execution
time (top) and execution time of
fine-grain loops (bottom) for BC
and PR using the Cilk scheduler
and the hybrid scheduler. The
distribution summarizes 200 runs
Fine-grain loops in the graph analytics are very short (Table 3, columns 2–6): the shortest loops take less than a microsecond (2600 CPU cycles on
our system) and almost half of the fine-grain loops take less than 0.1 millisecond. A few loops take 20–30 ms, which skews the average loop duration
statistic.
Figure 15 shows the cumulative distribution of the time spent in fine-grain loops and total application time across 200 executions. The fine-grain
loops are clearly accelerated as all, or nearly all, of the measurements on the hybrid scheduler are smaller than those on the baseline scheduler.
Moreover, the variance of execution time on the static scheduler is less as the slope of the curves is steeper.
The distributions moreover demonstrate that the static scheduler does not suffer from stragglers. In fact, the baseline Cilk scheduler is more
susceptible to long delays. We believe this results from random work stealing in the Cilk scheduler, as the granularity of stolen work depends on the
selected victim, and with it the number of work stealing events and ensuing runtime management.
5.5 Selecting fine-grain loops
The programming interface requires that programmers identify which loops are fine-grain. This may appear hard to judge at first sight. For this work,
we have used the following approach: we instrumented every parallel loop to measure its execution time under sequential execution. If the loop
takes on average less than 100 ms per invocation of the loop (assuming a sequential execution of the loop), we annotate it as fine-grain. In practice,
this implies that all loops in MPDATA and CloverLeaf are fine-grain. LB3D, linear regression and histogram contain just one parallel loop. In the graph
analytics code we annotate all loops over (sub)sets of vertices as fine-grain and loops over edges as coarse-grain. Typically there are 10 or more
edges per vertex in the target graph, which results in a clean separation of execution times of the two types of loops.
It is not a stretch for HPC programmers to manually identify an appropriate scheduler for parallel loops. OpenMP provides this interface and
programmers use knowledge of high-level characteristics of the code (e.g., load imbalance) to select a scheduler. It is also possible to devise runtime
techniques that estimate or predict the most appropriate scheduler for each loop, for example, by tracking average loop execution time and load
balance.
6 FURTHER RELATED WORK
The need for scheduling fine-grain parallelism is widely recognized in the literature.
Eichenberger and O’Brien32 demonstrate a fivefold reduction of parallel overhead using a variety of techniques, among others a
bit-vector-based thread activation technique to signal active workers. The article, however, does not describe propose a comparable technique for
worker threads to communicate back the completion of work.
Task schedulers place inactive tasks on work queues, from where they can be distributed to worker threads through pro-active work distribution
or through work stealing. Work queues are implemented with atomic operations to minimize lock contention.33-35 Active worker threads are isolated
from interference of work stealers by operating on distinct ends of a double-ended queue (shorthand: deque). This way Cilk avoids acquiring locks on
the critical path.36 Lazy binary splitting37 attempts to reduce the burden further by creating tasks lazily. Workers periodically check if their deque
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runs empty and re-plenish it by breaking off a chunk of the work item they are currently working on. Legion38 uses logical regions to decouple task
dependencies from memory locations. HPX39 leverages localities to localize synchronization in a distributed system.
Galois is a system for optimistic execution of amorphous parallelism.40 Its performance is highly dependent on the efficiency of concurrent data
structures in the runtime, which have a much higher variety and complexity than deques. Campanoni et al. describe a runtime system that uses
hyperthreads to prefetch cache blocks used in communication.41 They have, however, not published their code.
It is possible to alleviate part of the problem by tuning schedulers and runtime systems to application properties. Nguyen et al.42 propose a
language to synthesize concurrent schedulers for irregular algorithms. GRAMPS optimizes the execution of pipeline-parallel programs by differ-
entiating between stateful and stateless pipeline stages.43 It furthermore performs buffer management to limit runtime overhead. Donfack et al.
optimize a communication-avoiding LU decomposition algorithm by scheduling a subset of the tasks dynamically. This limits overhead for most
tasks but retains load balancing capabilities.44 This approach, however, makes applications dependent on hardware properties and vulnerable to
performance portability issues.
Several researchers have previously combined static and dynamic scheduling in a bid to combine low overhead with scheduling flexibility.
DoPE45 adapts the degree of parallelism by switching dynamically between compiler-generated static schedules. In Reference 46, statically sched-
uled sets of streaming kernels are connected using a dynamic scheduler to overcome language limitations. In contrast to these works, we make static
work scheduling more efficient.
Callisto47 is a dynamic scheduler designed to be scalable to a high thread count (1024 threads on an Oracle Niagara T2). Work is distributed
from a centralized work queue. Threads, however, request work on behalf of neighboring threads in order to reduce contention at the queue.
Bull et al. define a micro-benchmark to analyze the overhead incurred by the task construct in OpenMP runtimes.48 Contrary to our work, they
define the benchmark to increase the work of the loop by a factor P for P threads. They measure the increase in execution time compared with
sequential execution to estimate the runtime overhead. They suggest their analysis can be used to identify a minimum granularity on tasks; however,
they kept the task granularity fixed at 0.1 μs. While our experiments focus on strong scaling of schedulers, their work and the related49 assume a weak
scaling scenario.
Several authors consider hardware structures to facilitate interthread synchronization, for example, the synchronization array,8 hardware task
queues and integrated scheduling policies,11 and asynchronous direct messages13 that support the efficient exchange of short messages between
cores and serves as a basic primitive for building software schedulers. Sanchez et al.13 furthermore demonstrate that hardware implementation of
task queues and scheduling policies provides marginal performance benefits over their software counterparts.
7 CONCLUSION
This article demonstrates that scheduler burden has an important overhead at high degrees of parallelism and already noticeably reduces applica-
tion performance on current hardware. Addressing scheduler burden is essential to achieve strong scaling in future, highly parallel systems.
We have designed a loop scheduler for fine-grain parallelism with efficient, atomics-free work distribution using a half-barrier. We integrated
the fine-grain scheduler in the Intel OpenMP and Cilkplus runtimes and designed compiler support to enhance the performance on reductions.
Experimental evaluation demonstrates a consistent speedup for fine-grain loops between 16% and 30% over the baseline OpenMP and Cilk sched-
ulers, with a peak of 2.8× speedup. We have moreover observed that fine-grain scheduling reduces performance variability. The speedup grows with
increasing thread count, indicating that future many-core processors will be even more susceptible to scheduler burden.
This work presents a first attempt at addressing scheduler burden. It identifies several open problems that should be addressed in future
research: (i) Overcoming synchronization overhead imposed by hardware. We measured a 60 ns ping-pong delay between threads on the same chip,
and nearly the same delay between hyperthreads. These delays need to be reduced to achieve efficient synchronization. (ii) Designing novel work
distribution and synchronization techniques, and static and dynamic scheduling policies for low-burden runtime schedulers.
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